

## 262,144-word x 8-bit High-Speed CMOS Static RAM

### Description

The CXK582000TM/YM/M is a high-speed CMOS static RAM organized as 262,144-words-by-8-bits.

A polysilicon TFT cell technology realized extremely low stand-by current and higher data retention stability.

Special feature are low power consumption and high speed and board package line-up.

The CXK582000TM/YM/M is a suitable RAM for portable equipment with battery back up.

### Features

- Fast access time: -85LL 85ns (max.)  
-10LL 100ns (max.)
- Low standby current: 40 $\mu$ A (max.)
- Low data retention current: 24 $\mu$ A (max.)
- Single +5V supply: 4.5V to 5.5V
- Low voltage data retention: 2.0V (min.)
- Broad package line-up
 


TM/YM	8mm x 20mm, 32-pin TSOP pkg.
M	525mil, 32-pin SOP pkg.

### Function


262,144-word x 8-bit static RAM

### Structure

Silicon gate CMOS IC




### Block Diagram



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Configuration (Top View)



Pin Description

Symbol	Description
A0 to A17	Address input
I/O1 to I/O8	Data input output
CE1, CE2	Chip enable 1, 2 input
WE	Write enable input
OE	Output enable input
Vcc	Power supply
GND	Ground

Absolute Maximum Ratings (Ta = +25°C, GND=0V)

Item	Symbol	Rating	Unit
Supply voltage	Vcc	-0.5 to +7.0	V
Input voltage	VIN	-0.5 * to Vcc+0.5	V
Input and output voltage	VIO	-0.5 * to Vcc+0.5	V
Allowable power dissipation	PD	0.7	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +150	°C
Soldering temperature · time	Tsolder	235 · 10	°C · s

\* VIN, VIO = -3.0V min. for pulse width less than 50ns.

**Truth Table**

CE1	CE2	OE	WE	Mode	I/O Pin	Vcc Current
H	X	X	X	Not selected	High Z	ISB1, ISB2
X	L	X	X	Not selected	High Z	ISB1, ISB2
L	H	H	H	Output disable	High Z	Icc1, Icc2, Icc3
L	H	L	H	Read	Data out	Icc1, Icc2, Icc3
L	H	X	L	Write	Data in	Icc1, Icc2, Icc3

X: "H" or "L"

**DC Recommended Operating Conditions** (Ta = 0 to +70°C, GND = 0V)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Input high voltage	VIH	2.2	—	Vcc+0.3	V
Input low voltage	VIL	-0.3*	—	0.8	V

\* VIL = -3.0V min. for pulse width less than 50ns.

**Electrical Characteristics**

**· DC Characteristics**

(Vcc = 5V ± 10%, GND = 0V, Ta = 0 to +70°C)

Item	System	Test Conditions	Min.	Typ.*	Max.	Unit	
Input leakage current	ILI	VIN = GND to Vcc	-1	—	+1	μA	
Output leakage current	ILO	CE1 = VIH or CE2 = VIL or OE = VIH or WE = VIL VIO = GND to Vcc	-1	—	+1	μA	
Operating power supply current	Icc1	CE1 = VIL, CE2 = VIH VIN = VIH or VIL IOUT = 0mA	—	7	15	mA	
Average operating current	Icc2	Min. cycle duty = 100% IOUT = 0mA	-85LL	—	45	80	mA
			-10LL	—	40	70	
	Icc3	Cycle time 1μs duty = 100% IOUT = 0mA CE1 ≤ 0.2V CE2 ≥ Vcc - 0.2V VIL ≤ 0.2V VIH ≥ Vcc - 0.2V	—	12	24	mA	
Standby current	ISB1	CE2 ≤ 0.2V or CE1 ≥ Vcc-0.2V CE2 ≥ Vcc-0.2V	0 to +70°C	—	—	40	μA
			0 to +40°C	—	—	8	
			+25°C	—	1.4	4	
	ISB2	CE1 = VIH or CE2 = VIL	—	0.6	3	mA	
Output high voltage	VOH	Ioh = -1.0mA	2.4	—	—	V	
Output low voltage	VOL	Iol = 2.1mA	—	—	0.4	V	

\* Vcc = 5V, Ta = +25°C

**I/O Capacitance**

(Ta = +25°C, f = 1MHz)


Item	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	—	—	7	pF
I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	—	—	8	pF

Note ) This parameter is sampled and is not

**AC Characteristics**

• **AC Test Conditions** (V<sub>CC</sub>=5V±10%, Ta=0 to +70°C)

Item	Conditions
Input pulse high level	V <sub>IH</sub> = 2.2V
Input pulse low level	V <sub>IL</sub> = 0.8V
Input rise time	tr = 5ns
Input fall time	tf = 5ns
Input and output reference level	1.5V
Output load conditions	CL* = 100pF, 1TTL



\*C<sub>L</sub> includes scope and jig capacitances.

• **Read Cycle** ( $\overline{WE} = "H"$ )

( $T_a = 0$  to  $+70^\circ\text{C}$ )

Item	Symbol	-85LL		-10LL		Unit
		Min.	Max.	Min.	Max.	
Read cycle time	$t_{RC}$	85	—	100	—	ns
Address access time	$t_{AA}$	—	85	—	100	ns
Chip enable access time ( $\overline{CE1}$ )	$t_{CO1}$	—	85	—	100	ns
Chip enable access time (CE2)	$t_{CO2}$	—	85	—	100	ns
Output enable to output valid	$t_{OE}$	—	45	—	50	ns
Output hold from address change	$t_{OH}$	15	—	15	—	ns
Chip enable to output in low Z ( $\overline{CE1}$ , CE2)	$t_{LZ1}$ , $t_{LZ2}$	10	—	10	—	ns
Output enable to output in low Z ( $\overline{OE}$ )	$t_{OLZ}$	5	—	5	—	ns
Chip disable to output in high Z ( $\overline{CE1}$ , CE2)	$t_{HZ1}$ , $t_{HZ2}^*$	—	25	—	35	ns
Output disable to output in high Z ( $\overline{OE}$ )	$t_{OHZ}^*$	—	25	—	35	ns

\*  $t_{HZ1}$ ,  $t_{HZ2}$  and  $t_{OHZ}$  are defined as the time required for outputs to turn to high impedance state and are not referred to as output voltage levels.

• **Write Cycle**


( $T_a = 0$  to  $+70^\circ\text{C}$ )

Item	Symbol	-85LL		-10LL		Unit
		Min.	Max.	Min.	Max.	
Write cycle time	$t_{WC}$	85	—	100	—	ns
Address valid to end of write	$t_{AW}$	65	—	70	—	ns
Chip enable to end of write	$t_{CW}$	65	—	70	—	ns
Data to write time overlap	$t_{DW}$	35	—	45	—	ns
Data hold from write time	$t_{DH}$	0	—	0	—	ns
Write pulse width	$t_{WP}$	60	—	70	—	ns
Address setup time	$t_{AS}$	0	—	0	—	ns
Write recovery time ( $\overline{WE}$ )	$t_{WR}$	5	—	5	—	ns
Write recovery time ( $\overline{CE1}$ , CE2)	$t_{WR1}$	5	—	5	—	ns
Output active from end of write	$t_{OW}$	10	—	10	—	ns
Write to output in high Z	$t_{WHZ}^*$	—	25	—	30	ns


\*  $t_{WHZ}$  is defined as the time required for outputs to turn to high impedance state and is not referred to as output voltage level.

Timing Waveform


- Read Cycle (1) :  $\overline{CE1} = \overline{OE} = V_{IL}$ ,  $CE2 = V_{IH}$ ,  $\overline{WE} = V_{IH}$




- Read Cycle (2) :  $\overline{WE} = V_{IH}$




• Write Cycle (1):  $\overline{\text{WE}}$  Control



• Write Cycle (2):  $\overline{\text{CE1}}$  Control



• Write Cycle (3): CE2 Control




\*1 Write is executed when both  $\overline{CE1}$  and  $\overline{WE}$  are at low and CE2 is at high simultaneously.  
 \*2 Do not apply the data input voltage of the opposite phase to the output while I/O pin is in output condition.  
 \*3  $t_{WR1}$  is tested from either the rising edge of  $\overline{CE1}$  or the falling edge of CE2, whichever comes earlier, until the end of the write cycle.




**Data Retention Waveform**

- Low supply voltage data retention waveform (1) (CE1 control)



- Low supply voltage data retention waveform (2) (CE2 control)









**Data Retention Characteristics**







(Ta = 0 to +70°C)

Item	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Data retention voltage	V <sub>DR</sub>	*	2.0	—	5.5	V
Data retention current	I <sub>CCDR1</sub>	V <sub>CC</sub> = 3.0V*	—	—	24	μA
		0 to +70°C	—	—	4.8	
		0 to +40°C	—	0.8	2.4	
	I <sub>CCDR2</sub>	V <sub>CC</sub> = 2.0 to 5.5V*	—	1.4	40	μA
Data retention setup time	t <sub>CDRS</sub>	Chip disable to data retention mode	0	—	—	ns
Recovery time	t <sub>R</sub>		5	—	—	ms

\*  $\overline{CE1} \geq V_{CC} - 0.2V$ ,  $CE2 \geq V_{CC} - 0.2V$  ( $\overline{CE1}$  control) or  $CE2 \leq 0.2V$  (CE2 control)

Example of Representative Characteristics







Package Outline  
CXK582000TM

Unit : mm

32P N TSOP ( I ) ( PLASTIC )



NOTE : NOT INCLUDE MOLD FNS.



PACKAGE STRUCTURE

SONY CODE	TSOP-32P-L01
ERJ CODE	TSOP032-P-0820-A
JEDDEC CODE	

MOLDING COMPOUND	EPOXY/PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.3g

CXK582000YM

32P N TSOP ( PLASTIC )



NOTE Dimension g does not include mold protrusion.

DETAIL A


PACKAGE STRUCTURE

SONY CODE	TSOP-32P-L01R
ERJ CODE	TSOP032-P-0820-B
JEDDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.3g

CXK582000M

32PN SOP (PLASTIC) 525M L



PACKAGE STRUCTURE

SONY CODE	SOP-32P-L02
ERJ CODE	*SOP032P-0525-A
JEDEC CODE	_____

MOLDING COMPOUND	EPOXY/PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	1.2