[[control_registers]]
 
Trace: » gmemu_wiki_page » getting_our_code_in_gmini » gmemu wiki page » loader_analysis » introduction_conventions » control_registers

CACHECON

0×140

bit meaning
6 should be clear at start
 
  control_registers.txt · Last modified: 2004/11/20 18:14
 
Recent changes RSS feed Creative Commons License Donate Powered by PHP Valid XHTML 1.0 Valid CSS Driven by DokuWiki